Compare cores

Up to four cores side by side: maturity, license, tests and activity.

Attributecdc_utilsverilog-axisverilog-axi
MaturityM1 · PrototypeM2 · Simulation-testedM2 · Simulation-tested
LicenseNo license foundMIT · Commercial-friendlyMIT · Commercial-friendly
Language———
Tests—yesyes
CI—yesyes
Formal———
FuseSoC———
Activity—updated 2 years agoupdated 2 years ago
Boards———
Interfaces—FIFO/stream, AXIAXI
CategoryBuses and infrastructureBuses and infrastructureBuses and infrastructure

From the same category