Compare cores

Up to four cores side by side: maturity, license, tests and activity.

AttributeSERVVexRiscv
MaturityM4 · Production-readyM2 · Simulation-tested
LicenseISC · Commercial-friendlyMIT · Commercial-friendly
LanguageVerilogSpinalHDL/Scala/Verilog
Testsyesyes
CIyesyes
Formal——
FuseSoCyes—
Activityupdated 43 days agoupdated 10 days ago
Boards——
Interfaces——
CategoryCPUs and computeCPUs and compute

From the same category