Sign in

LiteSPI

Common SPI/SPI flash block in LiteX designs.

Interfaces and peripheralsMigen/Python/VerilogBSD-2-ClauseM2 · Simulation-testedupdated 13 days ago

RepositoryCompareAsk in Chat

Facts

From GitHub data, checked October 6, 2026.

Maturity
M2 · Simulation-tested
License
BSD-2-Clause · Commercial-friendly
Tests
yes
CI
yes
Formal verification
not found
FuseSoC
not found
Last commit
updated 13 days ago
Stars
48

The repository contains tests or a testbench. How maturity is assigned

Purpose

SPI/QSPILiteXVerilator

Boards

No one has confirmed a board run yet.

Add evidence

Sources

How to check it locally
  • Run the upstream simulation/test command from the repository README or CI workflow.
  • Try a synthesis smoke run with: LiteX, Verilator.
Scores and how they are computed

License, tests, CI, formal checks, documentation and activity come from the repository check. Usefulness and learning value are editorial estimates.

Quality79
Verification65
License90
Docs70
Integration35
Usefulness54
Beginner42
Professional72
Confidence40

Similar cores