The license requires manual review.
pulp-platform common_cells
Reusable cells widely used by PULP projects.
Buses and infrastructureSystemVerilogNo license foundM4 · Production-readyupdated 19 days ago
Worth knowing
Facts
From GitHub data, checked October 5, 2026.
- Maturity
- M4 · Production-ready
- License
- No license found
- Tests
- yes
- CI
- yes
- Formal verification
- yes
- FuseSoC
- yes
- Last commit
- updated 19 days ago
- Latest release
- July 2, 2026
- Stars
- 806
Tests, CI, releases and active development within the last year. How maturity is assigned
Purpose
Verilator
Boards
No one has confirmed a board run yet.
Add evidenceSources
- pulp-platform common_cells source · 2026-04-30
How to check it locally
- Run the upstream simulation/test command from the repository README or CI workflow.
- Inspect the upstream FuseSoC .core manifest and use it as the integration entrypoint.
- Try a synthesis smoke run with: Verilator.
Scores and how they are computed
License, tests, CI, formal checks, documentation and activity come from the repository check. Usefulness and learning value are editorial estimates.
Quality65
Verification85
License15
Docs70
Integration55
Usefulness72
Beginner42
Professional75
Confidence40
Similar cores
OpenTitan prim library
Checked on GitHubPrimitive library reference.
Buses and infrastructureApache-2.0M4 · Production-readyupdated 1 day ago
wb_intercon
Checked on GitHubCommon Wishbone interconnect package.
Buses and infrastructureISCM2 · Simulation-testedupdated 8 months ago
verilog-axi
Checked on GitHubAXI component library and comparison source.
Buses and infrastructureMITM2 · Simulation-testedupdated 2 years ago