FPGA.camp
Home
News
Journal
Learn
Game
Classifieds
Projects
Cores
Boards
KB
Forum
Events
Chat
🇺🇸 EN
🇷🇺 RU
Sign in
Cores
Open HDL cores for FPGA. License, tests and activity checked on GitHub.
Submit a core
All
CPUs and compute
Memory and storage
Buses and infrastructure
Interfaces and peripherals
Audio and video
Cryptography
DSP and radio
Retro
Verification and debug
Generators and frameworks
Educational
Search
Filters and order
License
Any
Commercial-friendly
Copyleft
No license found
Maturity
Any
M4 · Production-ready
M3 · Board-proven
M2 · Simulation-tested
M1 · Prototype
M0 · Idea
Language
Any
Migen/Python/Verilog
Rust/SystemVerilog/TypeScript
SpinalHDL (Scala)
SpinalHDL/Scala/Verilog
SystemVerilog
SystemVerilog/UVM
Verilog
Verilog-2001
Verilog/VHDL
VHDL
VHDL-2008
Board
Any
tang-nano-20k
tang-primer-20k-dock
Order
Recommended
Recently updated
By maturity
With tests only
Apply
Query: retro cores legal risks
×
Category: Educational
×
Clear filters
0 results
Cards
Table
Nothing found. Change the query or remove filters.
Collections
Compare cores
How to choose a core
For beginners
Tang Nano 20K
Open toolchains
