DE10-Nano

Terasic Cyclone V SoC board widely used for Intel FPGA education, Linux-on-SoC labs and MiSTer-style retro FPGA work.

Intel/Altera Cyclone V SoCopen toolchainprice at the seller

Worth knowing

Intel tool version and license mode must be checked for the target OS and course lab.

Facts

The maker page has not been checked automatically yet.

FPGA
5CSEBA6U23I7
Family
Intel/Altera Cyclone V SoC
Memory
HPS DDR3 requires Terasic manual verification
Interfaces
HDMI TX, Ethernet, USB
Toolchains
Intel Quartus Prime
Open toolchain
Mistral (experimental)
Level
Intermediate
Status
in production
Price
price at the seller

Documents and examples

Where to ask: Terasic support

Similar boards

DE10-LiteTerasic

Terasic MAX 10 educational board for Intel FPGA introductory labs.

Intel/Altera MAX 10price at the seller

Related articles

Toolchain guideBeginnerRecord confidence0 means unpublished; 5 means official source and editorial verification.
What Quartus is

Quartus Prime is Intel's FPGA design suite for Intel/Altera FPGA, CPLD and SoC FPGA devices.

Project templateIntermediateRecord confidence0 means unpublished; 5 means official source and editorial verification.
RISC-V softcore on FPGA

A RISC-V softcore project needs enough logic, memory, a debug path, firmware build flow and a board-specific memory/IO map.

ChecklistAdvancedRecord confidence0 means unpublished; 5 means official source and editorial verification.
Linux-on-FPGA board requirements

Linux-capable FPGA projects need a CPU subsystem or large softcore, external memory, storage or boot media, console and a reproducible software build.

All sources