Compare cores

Up to four cores side by side: maturity, license, tests and activity.

Attributewb_ramLiteSATA
MaturityM1 · PrototypeM2 · Simulation-tested
LicenseNo license foundNo license found
Language—Migen/Python/Verilog
Tests—yes
CI—yes
Formal——
FuseSoC——
Activity—updated 9 days ago
Boards——
InterfacesMemory, WishboneSATA
CategoryMemory and storageMemory and storage

From the same category