The license requires manual review.
LiteSATA
High-value storage/networked design reference.
Memory and storageMigen/Python/VerilogNo license foundM2 · Simulation-testedupdated 9 days ago
Worth knowing
Facts
From GitHub data, checked October 6, 2026.
- Maturity
- M2 · Simulation-tested
- License
- No license found
- Tests
- yes
- CI
- yes
- Formal verification
- not found
- FuseSoC
- not found
- Last commit
- updated 9 days ago
- Stars
- 170
The repository contains tests or a testbench. How maturity is assigned
Purpose
SATALiteXVerilator
Boards
No one has confirmed a board run yet.
Add evidenceSources
- LiteSATA source · 2026-04-30
How to check it locally
- Run the upstream simulation/test command from the repository README or CI workflow.
- Try a synthesis smoke run with: LiteX, Verilator.
Scores and how they are computed
License, tests, CI, formal checks, documentation and activity come from the repository check. Usefulness and learning value are editorial estimates.
Quality60
Verification65
License15
Docs70
Integration35
Usefulness54
Beginner42
Professional63
Confidence40
Similar cores
IObundle cache
Checked on GitHubOpen cache candidate.
Memory and storageCERN-OHL-S-2.0M1 · Prototypeupdated 16 days ago
LiteDRAM
Checked on GitHubOpen DRAM controller ecosystem used with LiteX.
Memory and storageMigen/Python/VerilogNo license foundM2 · Simulation-testedupdated 7 days ago
LiteSDCard
Checked on GitHubUseful storage peripheral for SoC designs.
Memory and storageMigen/Python/VerilogNo license foundM2 · Simulation-testedupdated 13 days ago