The license requires manual review.
LiteJESD204B
JESD204B open core candidate.
DSP and radioNo license foundM2 · Simulation-testedupdated 13 days ago
Worth knowing
Facts
From GitHub data, checked October 7, 2026.
- Maturity
- M2 · Simulation-tested
- License
- No license found
- Tests
- yes
- CI
- yes
- Formal verification
- not found
- FuseSoC
- not found
- Last commit
- updated 13 days ago
- Stars
- 59
The repository contains tests or a testbench. How maturity is assigned
Boards
No one has confirmed a board run yet.
Add evidenceSources
- LiteJESD204B source · 2026-04-30
How to check it locally
- Run the upstream simulation/test command from the repository README or CI workflow.
Scores and how they are computed
License, tests, CI, formal checks, documentation and activity come from the repository check. Usefulness and learning value are editorial estimates.
Quality60
Verification65
License15
Docs70
Integration35
Usefulness54
Beginner42
Professional63
Confidence40
Similar cores
Example of DSP cores with Wishbone and claimed FPGA evidence.
DSP and radioVHDLLGPLM1 · Prototype
CORDIC category seed.
DSP and radioVerilog/VHDL unknown until reviewNo license foundM1 · Prototype
FFT category seed.
DSP and radioVerilog/VHDL unknown until reviewNo license foundM1 · Prototype