Manual review is required.
LiteX
Central open SoC builder and integration framework.
Generators and frameworksMigen/Python/VerilogCustom licenseM4 · Production-readyupdated 7 days ago
Worth knowing
Facts
From GitHub data, checked October 6, 2026.
- Maturity
- M4 · Production-ready
- License
- M6 · Custom license
- Tests
- yes
- CI
- yes
- Formal verification
- not found
- FuseSoC
- not found
- Last commit
- updated 7 days ago
- Latest release
- September 24, 2026
- Stars
- 4147
Tests, CI, releases and active development within the last year. How maturity is assigned
Purpose
MemoryLiteXVerilator
Boards
No one has confirmed a board run yet.
Add evidenceSources
- LiteX source · 2026-04-30
How to check it locally
- Run the upstream simulation/test command from the repository README or CI workflow.
- Try a synthesis smoke run with: LiteX, Verilator.
Scores and how they are computed
License, tests, CI, formal checks, documentation and activity come from the repository check. Usefulness and learning value are editorial estimates.
Quality66
Verification65
License40
Docs70
Integration35
Usefulness72
Beginner42
Professional66
Confidence40
Similar cores
Amaranth HDL
Checked on GitHubModern Python-based HDL ecosystem source.
Generators and frameworksBSD-2-ClauseM4 · Production-readyupdated 19 days ago
AccelFury core-template
Checked on GitHubFPGA IP template with a manifest, board and toolchain configuration, SPDX checks, separate licenses and a release checklist.
Generators and frameworksRust/SystemVerilog/TypeScriptCERN-OHL-S-2.0 + AGPL + CC-BY-SAM2 · Simulation-testedupdated 5 months ago