Open HDL cores for FPGA. License, tests and activity checked on GitHub.
1 result
Minimal SoC building block.
Memory and storageNo license foundM1 · Prototype