0 results

Search: SystemVerilogTopic: YosysClear filters

No projects yet

This subsection has no published projects that passed repository, license/status, and FPGA-relevance checks yet.

Repository URLLicense and statusMaintainer or source evidenceFPGA/RTL/tooling scope
Results indexTopics: 0Stack: 0

The index will populate after projects with topics or stack data are published.

Latest projects

Activegithub.comMay 15, 2026
NeuroRing - FPGA spiking neural network accelerator

NeuroRing is an open-source project for a scalable spiking neural network accelerator for FPGA-based systems. The repository lists Verilog sources, high-level synthesis code, Python host code, configuration files, and an Apache-2.0 license.

Maintainedgithub.comMay 8, 2026Apache-2.0
Verible

Suite of SystemVerilog developer tools: parser, formatter, linter, and syntax tooling.

Maintainedgitlab.comMay 8, 2026EUPL-1.2
Surfer

Extensible waveform viewer for VCD/FST/GHW debug, available as native and web apps.

Maintainedgithub.comMay 8, 2026Apache-2.0
openFPGALoader

Universal FPGA programming utility for Xilinx, Altera/Intel, Lattice, Gowin, Efinix, Anlogic, and Cologne Chip.

Maintainedgithub.comApril 26, 2026ISC
Yosys

Open SYnthesis Suite for Verilog RTL synthesis and formal-related flows.