Open-source FPGA projects

Open SYnthesis Suite for Verilog RTL synthesis and formal-related flows.