Compare cores
Up to four cores side by side: maturity, license, tests and activity.
| Attribute | ultraembedded core_soc | Ibex | VexRiscv | VexiiRiscv |
|---|---|---|---|---|
| Maturity | M1 · Prototype | M2 · Simulation-tested | M2 · Simulation-tested | M2 · Simulation-tested |
| License | GPL-2.0 · Copyleft | Apache-2.0 · Commercial-friendly | MIT · Commercial-friendly | MIT · Commercial-friendly |
| Language | — | SystemVerilog | SpinalHDL/Scala/Verilog | SpinalHDL (Scala) |
| Tests | — | yes | yes | yes |
| CI | — | yes | yes | yes |
| Formal | — | yes | — | — |
| FuseSoC | — | yes | — | — |
| Activity | updated 6 years ago | updated 1 day ago | updated 10 days ago | updated 1 day ago |
| Boards | — | — | — | — |
| Interfaces | — | — | — | AXI4, Wishbone, Tilelink, AXI4, Wishbone, Tilelink |
| Category | CPUs and compute | CPUs and compute | CPUs and compute | CPUs and compute |