The license requires manual review.
CORE-V-VERIF
Verification evidence model for CORE-V cores.
Verification and debugSystemVerilog/UVMNo license foundM4 · Production-readyupdated 23 days ago
Worth knowing
Facts
From GitHub data, checked October 6, 2026.
- Maturity
- M4 · Production-ready
- License
- No license found
- Tests
- yes
- CI
- yes
- Formal verification
- yes
- FuseSoC
- not found
- Last commit
- updated 23 days ago
- Latest release
- July 11, 2024
- Stars
- 727
Tests, CI, releases and active development within the last year. How maturity is assigned
Purpose
Verilator
Boards
No one has confirmed a board run yet.
Add evidenceSources
- CORE-V-VERIF source · 2026-04-30
How to check it locally
- Run the upstream simulation/test command from the repository README or CI workflow.
- Try a synthesis smoke run with: Verilator.
Scores and how they are computed
License, tests, CI, formal checks, documentation and activity come from the repository check. Usefulness and learning value are editorial estimates.
Quality65
Verification85
License15
Docs70
Integration35
Usefulness72
Beginner42
Professional75
Confidence40
Similar cores
Useful Wishbone-accessible debug core by ZipCPU author.
Verification and debugVerilogGPLM1 · Prototype
LiteScope
Checked on GitHubDebug infrastructure for composition planner.
Verification and debugMigen/Python/VerilogNo license foundM2 · Simulation-testedupdated 13 days ago
wb_bfm
Checked on GitHubVerification helper for Wishbone cores.
Verification and debugNo license foundM2 · Simulation-testedupdated 9 years ago