Manual review is required.
OpenCores WBScope
Useful Wishbone-accessible debug core by ZipCPU author.
Verification and debugVerilogGPLM1 · Prototype
Worth knowing
Facts
The source is not on GitHub — an editor checks tests and license manually.
- Maturity
- M1 · Prototype
- License
- GPL · Copyleft
- Tests
- not found
- CI
- not found
- Formal verification
- not found
- FuseSoC
- not found
Source exists, but no tests were found. How maturity is assigned
Purpose
JTAG/debugWishboneVerilator
Boards
No one has confirmed a board run yet.
Add evidenceSources
- OpenCores WBScope source · 2026-04-30
How to check it locally
- Try a synthesis smoke run with: Verilator.
Scores and how they are computed
License, tests, CI, formal checks, documentation and activity come from the repository check. Usefulness and learning value are editorial estimates.
Quality36
Verification15
License55
Docs35
Integration45
Usefulness72
Beginner42
Professional26
Confidence20
Similar cores
CORE-V-VERIF
Checked on GitHubVerification evidence model for CORE-V cores.
Verification and debugSystemVerilog/UVMNo license foundM4 · Production-readyupdated 23 days ago
LiteScope
Checked on GitHubDebug infrastructure for composition planner.
Verification and debugMigen/Python/VerilogNo license foundM2 · Simulation-testedupdated 13 days ago
wb_bfm
Checked on GitHubVerification helper for Wishbone cores.
Verification and debugNo license foundM2 · Simulation-testedupdated 9 years ago