The license requires manual review.
LiteScope
Debug infrastructure for composition planner.
Verification and debugMigen/Python/VerilogNo license foundM2 · Simulation-testedupdated 13 days ago
Worth knowing
Facts
From GitHub data, checked October 6, 2026.
- Maturity
- M2 · Simulation-tested
- License
- No license found
- Tests
- yes
- CI
- yes
- Formal verification
- not found
- FuseSoC
- not found
- Last commit
- updated 13 days ago
- Stars
- 211
The repository contains tests or a testbench. How maturity is assigned
Purpose
Boards
No one has confirmed a board run yet.
Add evidenceSources
- LiteScope source · 2026-04-30
How to check it locally
- Run the upstream simulation/test command from the repository README or CI workflow.
- Try a synthesis smoke run with: LiteX, Verilator.
Scores and how they are computed
License, tests, CI, formal checks, documentation and activity come from the repository check. Usefulness and learning value are editorial estimates.
Similar cores
CORE-V-VERIF
Checked on GitHubVerification evidence model for CORE-V cores.
Verification and debugSystemVerilog/UVMNo license foundM4 · Production-readyupdated 23 days ago
Useful Wishbone-accessible debug core by ZipCPU author.
Verification and debugVerilogGPLM1 · Prototype
wb_bfm
Checked on GitHubVerification helper for Wishbone cores.
Verification and debugNo license foundM2 · Simulation-testedupdated 9 years ago