The license requires manual review.
fifo
Generic FIFO baseline.
Memory and storageNo license foundM2 · Simulation-testedupdated 6 years ago
Worth knowing
Facts
From GitHub data, checked October 7, 2026.
- Maturity
- M2 · Simulation-tested
- License
- No license found
- Tests
- yes
- CI
- not found
- Formal verification
- not found
- FuseSoC
- yes
- Last commit
- updated 6 years ago
- Stars
- 64
The repository contains tests or a testbench. How maturity is assigned
Purpose
FIFO/streamMemory
Boards
No one has confirmed a board run yet.
Add evidenceSources
- fifo source · 2026-04-30
How to check it locally
- Run the upstream simulation/test command from the repository README or CI workflow.
- Inspect the upstream FuseSoC .core manifest and use it as the integration entrypoint.
Scores and how they are computed
License, tests, CI, formal checks, documentation and activity come from the repository check. Usefulness and learning value are editorial estimates.
Quality40
Verification45
License15
Docs70
Integration55
Usefulness54
Beginner76
Professional43
Confidence40
Similar cores
IObundle cache
Checked on GitHubOpen cache candidate.
Memory and storageCERN-OHL-S-2.0M1 · Prototypeupdated 16 days ago
LiteDRAM
Checked on GitHubOpen DRAM controller ecosystem used with LiteX.
Memory and storageMigen/Python/VerilogNo license foundM2 · Simulation-testedupdated 7 days ago
LiteSATA
Checked on GitHubHigh-value storage/networked design reference.
Memory and storageMigen/Python/VerilogNo license foundM2 · Simulation-testedupdated 9 days ago