The license requires manual review.
opencores minsoc
Historical SoC integration reference.
CPUs and computeVerilog/VHDL unknown until reviewNo license foundM1 · Prototype
Worth knowing
The source appears stale or legacy.
Facts
The source is not on GitHub — an editor checks tests and license manually.
- Maturity
- M1 · Prototype
- License
- No license found
- Tests
- not found
- CI
- not found
- Formal verification
- not found
- FuseSoC
- not found
Source exists, but no tests were found. How maturity is assigned
Boards
No one has confirmed a board run yet.
Add evidenceSources
- opencores minsoc source · 2026-04-30
How to check it locally
No reproducible command known. Help add one.
Scores and how they are computed
License, tests, CI, formal checks, documentation and activity come from the repository check. Usefulness and learning value are editorial estimates.
Quality26
Verification15
License15
Docs35
Integration35
Usefulness54
Beginner42
Professional21
Confidence20
Similar cores
VexiiRiscv
Checked on GitHubMIT-licensed RISC-V CPU from SpinalHDL, successor of VexRiscv: RV32/64, optional SV32/SV39 MMU, Linux capable, written in SpinalHDL, generates Verilog.
CPUs and computeSpinalHDL (Scala)MITM2 · Simulation-testedupdated 9 days ago
Ibex
Checked on GitHubSmall open RISC-V CPU used by OpenTitan.
CPUs and computeSystemVerilogApache-2.0M2 · Simulation-testedupdated 5 days ago
BlackParrot
Checked on GitHubManycore RISC-V candidate.
CPUs and computeBSD-3-ClauseM2 · Simulation-testedupdated today