The license requires manual review.
opencores sdram controller
Memory controller comparison.
Memory and storageVerilog/VHDL unknown until reviewNo license foundM1 · Prototype
Worth knowing
The source appears stale or legacy.
Facts
The source is not on GitHub — an editor checks tests and license manually.
- Maturity
- M1 · Prototype
- License
- No license found
- Tests
- not found
- CI
- not found
- Formal verification
- not found
- FuseSoC
- not found
Source exists, but no tests were found. How maturity is assigned
Purpose
Memory
Boards
No one has confirmed a board run yet.
Add evidenceSources
- opencores sdram controller source · 2026-04-30
How to check it locally
No reproducible command known. Help add one.
Scores and how they are computed
License, tests, CI, formal checks, documentation and activity come from the repository check. Usefulness and learning value are editorial estimates.
Quality26
Verification15
License15
Docs35
Integration35
Usefulness54
Beginner42
Professional21
Confidence20
Similar cores
IObundle cache
Checked on GitHubOpen cache candidate.
Memory and storageCERN-OHL-S-2.0M1 · Prototypeupdated 16 days ago
LiteDRAM
Checked on GitHubOpen DRAM controller ecosystem used with LiteX.
Memory and storageMigen/Python/VerilogNo license foundM2 · Simulation-testedupdated 7 days ago
LiteSATA
Checked on GitHubHigh-value storage/networked design reference.
Memory and storageMigen/Python/VerilogNo license foundM2 · Simulation-testedupdated 9 days ago