The license requires manual review.
Rocket Chip
Important Chisel generator ecosystem.
CPUs and computeNo license foundM1 · Prototypeupdated 24 days ago
Worth knowing
Facts
From GitHub data, checked October 7, 2026.
- Maturity
- M1 · Prototype
- License
- No license found
- Tests
- not found
- CI
- yes
- Formal verification
- yes
- FuseSoC
- not found
- Last commit
- updated 24 days ago
- Latest release
- October 10, 2022
- Stars
- 3880
Source exists, but no tests were found. How maturity is assigned
Boards
No one has confirmed a board run yet.
Add evidenceSources
- Rocket Chip source · 2026-04-30
How to check it locally
No reproducible command known. Help add one.
Scores and how they are computed
License, tests, CI, formal checks, documentation and activity come from the repository check. Usefulness and learning value are editorial estimates.
Quality58
Verification55
License15
Docs70
Integration35
Usefulness72
Beginner42
Professional57
Confidence40
Similar cores
VexiiRiscv
Checked on GitHubMIT-licensed RISC-V CPU from SpinalHDL, successor of VexRiscv: RV32/64, optional SV32/SV39 MMU, Linux capable, written in SpinalHDL, generates Verilog.
CPUs and computeSpinalHDL (Scala)MITM2 · Simulation-testedupdated 9 days ago
Ibex
Checked on GitHubSmall open RISC-V CPU used by OpenTitan.
CPUs and computeSystemVerilogApache-2.0M2 · Simulation-testedupdated 5 days ago
BlackParrot
Checked on GitHubManycore RISC-V candidate.
CPUs and computeBSD-3-ClauseM2 · Simulation-testedupdated today