An FPGA is configurable digital logic: the design becomes hardware structure after synthesis, place-and-route and bitstream generation.
Knowledge base
FPGA knowledge base
Board selection, tool setup and FPGA debugging.
Results · 22
Pick the first board by toolchain access, verified examples, documentation, community help and a realistic first project.
Timing answers whether signals can travel through logic and routing quickly enough for the target clock and I/O constraints.
The practical FPGA flow is lint/simulation, synthesis, constraints, place-and-route, timing, bitstream, programming and board validation.
Yosys is an open-source synthesis tool; nextpnr is a portable place-and-route tool supporting several FPGA architectures through device databases.
Vivado is AMD's FPGA design suite for modern Xilinx/AMD FPGA and SoC families.
Quartus Prime is Intel's FPGA design suite for Intel/Altera FPGA, CPLD and SoC FPGA devices.
Gowin EDA is the vendor flow for Gowin FPGA families used by Tang and Gowin starter boards.
Install the open iCE40 flow, run the LED example, verify PCF constraints and then add Pmod experiments.
FPGA order codes encode family, density, package, speed grade, temperature range and sometimes feature variants.
Pinout verification means matching board revision, schematic, FPGA package, bank voltage, connector map and constraint file before connecting hardware.
Include board, FPGA part, toolchain version, exact error, constraints, minimal code and what was already tested.
Most beginner failures come from missing constraints, misunderstood clocks, latch inference, multiple drivers, skipped simulation and wrong board variant.
GHDL is an open-source VHDL simulator and synthesis-related tool used in VHDL verification and open FPGA flows.
UART is the simplest board-visible debug channel, but it still needs clock-derived baud timing, synchronizers and a testbench.
A RISC-V softcore project needs enough logic, memory, a debug path, firmware build flow and a board-specific memory/IO map.
Linux-capable FPGA projects need a CPU subsystem or large softcore, external memory, storage or boot media, console and a reproducible software build.
The reference is valuable for JSON records, schema validation, part decoding, filters, comparison and PR workflow; fpga.camp adds multilingual knowledge graph behavior.
How FPGA.camp classifies public FPGA communities for source monitoring, help discovery, meetups, projects, and KB updates.
Monitored sources create evidence-backed drafts only; editors approve public news, articles, meetups, projects, classifieds, and KB updates.
A step-by-step route for the Sipeed Tang Nano 20K: board resources, Gowin IDE, the open-source flow, UART, Sipeed examples and HDMI, each step tied to its primary source.
Use vendor forums for tool/device issues, Q&A sites for narrow reproducible problems, and open communities for learning and project feedback.
Glossary
FPGA
Field-programmable gate array: configurable digital logic fabric programmed after manufacturing.
CPLD
Programmable logic device usually smaller and more deterministic than an FPGA.
LUT
Look-up table used as a basic FPGA logic element.
Flip-flop
Sequential storage element usually clocked by a clock edge.
BRAM
Dedicated block memory inside FPGA fabric.
DSP block
Dedicated arithmetic block for operations such as multiplication and accumulation.
PLL
Clock management block used to generate or condition clocks.
Bitstream
Configuration data loaded into an FPGA to realize a design.
Synthesis
Conversion of HDL into a gate-level or technology-mapped representation.
Place-and-route
Mapping logic to physical locations and routing signals between them.
Static timing analysis
Timing analysis that checks paths against constraints without dynamic simulation.
Slack
Timing margin between required and actual path timing.
CDC
Clock domain crossing; transfer of signals between different clock domains.
Metastability
Unstable state of a sequential element when setup or hold assumptions are violated.
Constraint file
File describing pin assignments, clocks, I/O standards and timing constraints.
XDC
AMD/Xilinx Design Constraints format used by Vivado.
SDC
Synopsys Design Constraints format used by multiple FPGA tools.
PCF
Physical constraints format commonly seen in open iCE40 flows.
QSF
Quartus Settings File used in Intel FPGA projects.
CST
Constraint format used in Gowin FPGA projects.
Pmod
Small expansion connector ecosystem popular on educational FPGA boards.
FMC
FPGA Mezzanine Card connector standard for expansion modules.
JTAG
Debug and programming interface used by many FPGA boards.
UART
Asynchronous serial interface often used for simple board debug.
SPI
Synchronous serial interface commonly used for flash and peripheral chips.
I2C
Two-wire serial bus often used for low-speed control devices.
AXI
AMBA interconnect protocol family widely used in SoC FPGA designs.
Wishbone
Open interconnect bus used in many open-source FPGA SoC projects.
Softcore CPU
Processor implemented in FPGA fabric rather than as hardened silicon.
RAG
Retrieval-augmented generation; answering with retrieved source-backed context.