FPGA.camp opened its first version as a compact engineering hub: news, journal, projects, classifieds, meetups, boards, KB, and Chat.
7 results
Yosys is a baseline open-source framework for Verilog RTL synthesis and formal-related flows.
Verilator compiles Verilog/SystemVerilog into C++/SystemC and is used in regression flows.
The classifieds section includes source-linked FPGA job cards: NTC Raduga, MTUCI, and Informtest.
The /chat section accepts FPGA questions and sends them through a server-side OpenRouter endpoint.
The April 30, 2026 webinar compares when high-level code is enough and when dedicated hardware logic in Verilog is the right tool.
AMD’s new engineering article covers system-level verification for Versal designs that combine PL, AI Engines, NoC, and software.