FPGA.camp
HomeNewsJournalLearnGameClassifiedsProjectsCoresBoardsKBForumEventsChat
Sign in
Learn

Learning

Learning overviewFPGA foundationsProject labsLearning pathsCheck your levelMy progressMy projects

Loading progress…

Tools

HDL editorWaveforms

Resources

Examples and referencesEDA errorsBoardsProject ideasTasks on your computerFor educators

Constraints and timing

Practice clock constraints and setup slack.

Describe the clock

Assessed

The input port is clk and its period is 10 ns. Write one create_clock command targeting this port with get_ports. This exercise supports only a primary clock.

Calculate setup slack

Assessed

In this teaching example, required arrival time is 10 ns and actual arrival time is 12 ns. Calculate setup slack and enter pass or fail for the setup check. Ignore hold and other paths.

FpgaChatBot

Loading chat…

Reference and help

Check definitions and sources in the knowledge base. In Chat, include the task, expected result, and observed signal.

Knowledge baseChat
FPGA.camp
AboutRSSfpga.chat@FpgaChatBotDatahelp@fpga.campLLMAPI