FPGA.camp
HomeNewsJournalLearnGameClassifiedsProjectsCoresBoardsKBForumEventsChat
Sign in
Learn

Learning

Learning overviewFPGA foundationsProject labsLearning pathsCheck your levelMy progressMy projects

Loading progress…

Tools

HDL editorWaveforms

Resources

Examples and referencesEDA errorsBoardsProject ideasTasks on your computerFor educators

Project ideas

Plans for independent projects. You prepare the checks, constraints and testbench; these are not ready-made assessed labs.

UART TX/RX

D4junior

Build a staged UART TX/RX learning project with simulation and debug checkpoints.

SPI master

D4junior

Build a staged SPI master learning project with simulation and debug checkpoints.

PWM

D3embeddedstudent

Build a staged PWM learning project with simulation and debug checkpoints.

VGA/simple video timing

D4studentjunior

Build a staged VGA/simple video timing learning project with simulation and debug checkpoints.

Audio/PDM or simple FIR

D5middle

Build a staged Audio/PDM or simple FIR learning project with simulation and debug checkpoints.

Simple CPU / tiny softcore

D5middle

Build a staged Simple CPU / tiny softcore learning project with simulation and debug checkpoints.

RISC-V softcore intro

D5middle

Build a staged RISC-V softcore intro learning project with simulation and debug checkpoints.

Simple SoC intro

D5middle

Build a staged Simple SoC intro learning project with simulation and debug checkpoints.

FpgaChatBot

Loading chat…

Reference and help

Check definitions and sources in the knowledge base. In Chat, include the task, expected result, and observed signal.

Knowledge baseChat
FPGA.camp
AboutRSSfpga.chat@FpgaChatBotDatahelp@fpga.campLLMAPI