Verilator UNOPTFLAT

The design may contain a combinational loop or hard-to-optimize feedback.

verilatorverilatorerror

Break feedback with a register or simplify logic.

// Minimal educational reproduction for Verilator UNOPTFLAT
module top; endmodule