SystemVerilog enum FSM subset

Loading progress…