VHDL synchronous reset

Loading progress…